We report the improvement of the electrical performance of field effect transistors (FETs) fabricated on monolayer chemical vapor deposited (CVD) MoS 2 , by applying an interacting fluoropolymer capping layer (Teflon-AF). The electrical characterizations of more than 60 FETs, after applying Teflon-AF cap, show significant improvement of the device properties and reduced device to device variation. The improvement includes: 50% reduction of the average gate hysteresis, 30% reduction of the subthreshold swing and about an order of magnitude increase of the current on-off ratio. These favorable changes in device performance are attributed to the reduced exposure of MoS 2 channels to the adsorbates in the ambient which can be explained by the polar nature of Teflon-AF cap. A positive shift in the threshold voltage of all the measured FETs is observed, which translates to the more desirable enhancement mode transistor characteristics.
Introduction
Two dimensional atomic solids such as graphene and transition metal dichalcogenides (TMDs) have attracted a great amount of interest due to their thickness-dependent electrical and optical properties. Of TMDs, Molybdenum disulfide, (MoS 2 ), with its indirect to direct band gap transition as a function of layer thickness has been of particular interest for digital and optoelectronic applications [1] [2] [3] [4] . MoS 2 has already been used to fabricate functional electronic circuit elements [5, 6] , as well as opto-electronic devices [7] , and coupled electro-mechanic systems [8, 9] . Recent research has also shown its applicability for high frequency applications [10, 11] . Also, the recent progress towards the wafer-scale growth and batch fabrication of field-effect transistors (FETs) on chemical vapor deposited (CVD) monolayer 2D solids such as graphene [12] and recently MoS 2 and WS 2 [13] , has shown great promise for realizing commercial applications of these materials.
However, the performance of FETs fabricated on these wafer-scale films are largely impacted by device to device variability, including gate hysteresis and threshold voltage variations, e.g. threshold voltage of~100 tested MoS 2 FETs, fabricated on 100-mm silicon substrates, ranges between 10 V and 45 V with the reported mobility in 1-40 cm 2 /Vs range and high variability in the current on-off ratio and gate hysteresis. This significant performance variability are often caused by the charges trapped between the 2D device channel and the gate dielectric as well as oxygen and moisture chemisorption at the basal plane and edges of MoS 2 [14] [15] [16] [17] . Therefore, one way to reduce performance variability Appl. Sci. 2016, 6, 236 2 of 7 and gate hysteresis is taking the measurements under vacuum or long-term annealing of MoS 2 FETs at elevated temperatures prior to testing the device [18] . Both of these techniques leads to removing the adsorbed oxygen/moisture content from the MoS 2 channel surface. A second method to reduce the channel interaction with the ambient, is to apply hydrophobic capping layers to the top surface of the device. Previous reports have shown that the performance variations of graphene and carbon nanotube (CNT) FETs can be reduced by applying a monolayer self-assembled hexamethyldisilazane (HMDS) layer between the back gate dielectric and the device channel or on the top surface of the device channels [18] [19] [20] . Other reports showed that passivating the surface of graphene and phosphorene FETs by a thicker hydrophobic film, such as fluoropolymers, results in more lasting positive changes and improved consistency in device to device performance [21] [22] [23] .
Here, we report the impact of encapsulation of MoS 2 FETs by a hydrophobic fluoropolymer, Teflon-AF. Our results show significant improvement in key device performance metrics such as current on-off ratio, subthreshold swing and gate hysteresis. Key performance metrics, such as threshold voltage, subthreshold swing, gate hysteresis and on-off ratio also show improved consistency after applying the fluoropolymer cap.
Materials and Methods
All of the devices of this work were fabricated on P+ silicon bottom gate with 300 nm-thick thermally grown SiO 2 that was used as the gate dielectric. Monolayer MoS 2 was grown on the substrate using a CVD process explained elsewhere [10] . An optical images of CVD MoS 2 crystal grown on 300 nm SiO 2 is shown in Figure 1a . The monolayer structure of the grown CVD films were confirmed by Raman and photoluminescence (PL) spectroscopy shown in Figure 2 . The E 1 2g and A 1g peaks are at 389.3 cm −1 and 409.1 cm −1 , respectively. This corresponds to a peak separation of 19.8 cm −1 , which is characteristic of single-layer MoS 2 [24] . The PL spectrum of the CVD MoS 2 also shows a strong peak at around 685 nm which corresponds to monolayer MoS 2 [25] .
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All of the devices of this work were fabricated on P+ silicon bottom gate with 300 nm-thick thermally grown SiO2 that was used as the gate dielectric. Monolayer MoS2 was grown on the substrate using a CVD process explained elsewhere [10] . An optical images of CVD MoS2 crystal grown on 300 nm SiO2 is shown in Figure 1(a) . The monolayer structure of the grown CVD films were confirmed by Raman and photoluminescence (PL) spectroscopy shown in Figure 2 . The and peaks are at 389.3 cm −1 and 409.1 cm −1 , respectively. This corresponds to a peak separation of 19.8 cm −1 , which is characteristic of single-layer MoS2 [24] . The PL spectrum of the CVD MoS2 also shows a strong peak at around 685 nm which corresponds to monolayer MoS2 [25] . A conventional photolithography process was used to define the channels and contacts. The channels were isolated using Cl 2 plasma followed by patterning and deposition of source/drain contacts (20 nm Ag/ 20 nm Pd). The fabricated two-probe devices have a constant width of 3 µm and a variable length of 3 µm, 6 µm and 9 µm. An optical image of the MoS 2 FET with channel dimensions of 3 µm × 9 µm, is shown in Figure 1b .
The initial electrical characteristics of about 60 randomly-chosen devices distributed on a 5 mm × 5 mm surface area were tested under room ambient conditions. The field-effect modulation of CVD MoS 2 FETs were studied by sweeping the back-gate bias in [−100, 100] V range. Afterwards, the sample was held in N 2 glovebox for half an hour, before being coated with Teflon-AF (Dupont Co., Wilmington, NC, USA). Vacuum and N 2 environment were previously reported to be equally efficient in removing the adsorbates from unpassivated back-gated MoS 2 devices [26] . In the next step, 140 nm Teflon-AF encapsulation cap was spin-coated on the sample with as-supplied Teflon-AF solution at 2000 rpm for 1 min. The sample was then placed on the hotplate and cured at 250 • C for 30 mins in N 2 ambient. After the cure step, the hotplate temperature was reduced to room temperature with a ramp rate of 20 • C/min. Teflon-AF is a soluble fluoropolymer in selected solvents, based on copolymers of 2,2-bistrifluoromethyl-4,5-difluoro-1,3-dioxole (PDD) and tetrafluoroethylene (TFE) [27] . Teflon-AF is known to have a high-polarity amorphous structure, which is originated from a number of C-F bonds in it, with a dipole moment of 1.13D [28] . Raman and photoluminescence characterization were used to check any structural and material changes in MoS 2 monolayer after applying the Teflon-AF cap. Figure 2a ,b compares the Raman and PL scattering of MoS 2 before and after applying the cap. The attenuated intensity of signal in both cases is likely due to the thickness of the cap. Figure 3a ,b compares the electrical transfer characteristics of 15 representative devices before and after treating the surface with Teflon-AF. No drain saturation current is observed in both cases due to the thick back gate dielectric. A large variability of the device performance is observed in Figure 3a before applying the Teflon cap. This variability, which may be caused by the charges trapped between the channel and gate dielectric or the moisture and oxygen molecules adsorbed on the surface of channel, is reduced in Figure 3b after applying the cap. These changes can be explained by first, the hydrophobic nature of Teflon-AF that significantly reduces the charges adsorbed on the channel surface. Second, neutralization of charge traps, within the channel and at the interface of channel and gate dielectric, by the local electric field induced in Teflon-AF. This local electric field could screen the scattering impact of trapped charges between the channel and gate dielectric. The impact of the reduction of adsorbates on the surface of the channel shows up in the form of reduced gate hysteresis, observed in all tested devices and presented in Figure 4a . For the specific device presented here, the hysteresis is reduced from~25 V to~10 V. The reduction of the gate hysteresis has been reported previously for devices tested under vacuum and those tested after long-term vacuum annealing steps. Note that in none of these cases the hysteresis is reduced to zero. This is believed to be due to the remaining oxygen to be strongly bonded to the defects and edges of the MoS 2 channel [18] . Improvement in the off-current states upon coating with Teflon-AF is possibly due to the polar molecules of the fluoropolymer which will partially neutralize charged dopants [22, 29] . Figure 4b compares the transfer characteristics of the same device in the linear scale before and after applying the cap. The threshold voltage (V th ) is calculated from the x-intercept of the linear fit in the strong inversion region (dotted lines in Figure 4b ). The positive shift in V th , observed in all measured devices after applying the cap, is attributed to the net impact of the local dipole electric field and the back gate electric field. Since MoS 2 works like an n-type FET, this leads to a lower density of carriers in the device channel. The inset in Figure 4b shows the drain current (I d ) for the same overdrive gate bias. The reduction of I d at the same overdrive gate bias after applying the cap, is likely due to the local electric field caused by the alignment of the dipoles of the cap. As a result of this local electric field the density of the charge carriers and the drain current decreases. gate hysteresis has been reported previously for devices tested under vacuum and those tested after long-term vacuum annealing steps. Note that in none of these cases the hysteresis is reduced to zero. This is believed to be due to the remaining oxygen to be strongly bonded to the defects and edges of the MoS2 channel [18] . Improvement in the off-current states upon coating with Teflon-AF is possibly due to the polar molecules of the fluoropolymer which will partially neutralize charged dopants [22, 29] . Figure 4(b) ). The positive shift in Vth, observed in all measured devices after applying the cap, is attributed to the net impact of the local dipole electric field and the back gate electric field. Since MoS2 works like an n-type FET, this leads to a lower density of carriers in the device channel. The inset in Figure 4 (b) shows the drain current (Id) for the same overdrive gate bias. The reduction of Id at the same overdrive gate bias after applying the cap, is likely due to the local electric field caused by the alignment of the dipoles of the cap. As a result of this local electric field the density of the charge carriers and the drain current decreases.
Results
In order to study the impact of Teflon-AF, approximately 60 devices were tested under ambient conditions before and after applying the cap. The distribution of threshold voltage (Vth), gate hysteresis, subthreshold swing and current on-off ratio of the tested devices are shown in Figures  5(a)-(b) and 6(a)-(b) . The average value of the Vth shifts from 15.8 V to 58 V after applying the cap. This leads to about two orders of magnitude reduction of the drain current at Vg = 0 V and effectively turning off the MoS2 FET at zero back gate bias. In order to study the impact of Teflon-AF, approximately 60 devices were tested under ambient conditions before and after applying the cap. The distribution of threshold voltage (V th ), gate hysteresis, subthreshold swing and current on-off ratio of the tested devices are shown in Figures 5a,b and 6a,b . The average value of the V th shifts from 15.8 V to 58 V after applying the cap. This leads to about two orders of magnitude reduction of the drain current at V g = 0 V and effectively turning off the MoS 2 FET at zero back gate bias. Figure 4(b) ). The positive shift in Vth, observed in all measured devices after applying the cap, is attributed to the net impact of the local dipole electric field and the back gate electric field. Since MoS2 works like an n-type FET, this leads to a lower density of carriers in the device channel. The inset in Figure 4 (b) shows the drain current (Id) for the same overdrive gate bias. The reduction of Id at the same overdrive gate bias after applying the cap, is likely due to the local electric field caused by the alignment of the dipoles of the cap. As a result of this local electric field the density of the charge carriers and the drain current decreases.
In order to study the impact of Teflon-AF, approximately 60 devices were tested under ambient conditions before and after applying the cap. The distribution of threshold voltage (Vth), gate hysteresis, subthreshold swing and current on-off ratio of the tested devices are shown in Figures  5(a)-(b) and 6(a)-(b) . The average value of the Vth shifts from 15.8 V to 58 V after applying the cap. This leads to about two orders of magnitude reduction of the drain current at Vg = 0 V and effectively turning off the MoS2 FET at zero back gate bias. This reduction is in agreement with reduced charge transfer between the surface adsorbates and channel carriers. The reduction of the standard deviation of all three performance metrics here shows an improved device to device consistency. Figure 6 (b) presents the improved on-off switching ratio after applying Teflon-AF. The average value changes from 5 × 10 5 to 2 × 10 6 after applying the cap, showing a significant improvement of off-current state. 
Conclusion
In conclusion, we report the improved performance of MoS2 FETs by applying a fluoropolymer capping layer. Our results show a significant improvement in device performance variability, gate hysteresis, subthreshold swing and on-off ratio. These improvements are attributed to desorption of ambient adsorbates from the surface of the channel and the gate dielectric and also the polar nature of the fluoropolymer that neutralizes the impact of charge impurities.
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